ABSTRACT For the grid-connected system, the unbalanced and harmonic components of three-phase grid voltage have a significant impact on the accuracy of grid synchronization. And the positive, negative sequences, harmonics, as well as dc component of the three-phase grid voltage are difficult to separate and extract in a fast and precise way. In this paper, a new fully digital phase-locked loop (FDPLL) is proposed. Compared with the existing continuous-domain methods, it is simple to implement, and able to quickly and accurately extract the positive and negative sequence components for grid synchronization. In order to verify the effectiveness and feasibility of the proposed method, the time-domain simulation is carried out. Finally, the feasibility of the proposed method is experimentally verified with a 32-bit floating-point TMS320F28335 DSP. The experimentally results verify the effectiveness of the proposed solution.
I. INTRODUCTION
The grid synchronization is a mandatory function for gridconnected power converter [1] - [4] , especially for the faultride-through control [5] , [6] . The low voltage ride through (LVRT) function is to keep the wind turbine running under short-term fault conditions of the grid. After this, if the voltage is still at a low voltage, the wind turbine will be cut off by the low voltage protection device. Wind turbines with LVRT capability can escape the protection action time. This can greatly reduce the number of times the power generation system is repeatedly connected to the grid in the event of a failure, and reduce the impact on the grid. In order to meet the requirements of grid synchronization, the positive, negative sequence component and harmonics should be extracted in a fast and accurate way. That's why the phase-locked loop (PLL) is a focus in many publications [7] - [9] . The conventional PLL structure consists of three parts: phase detector, loop filter and voltage controlled oscillator [10] . In the The associate editor coordinating the review of this manuscript and approving it for publication was F. R. Islam. application of three-phase grid connected systems, the conventional synchronous reference frame PLL (SRF-PLL) is the most common used method. However, it suffers from the low accuracy under unbalanced voltage and harmonics conditions [11] . The moving average filter [MAF] based PLL [12] - [14] , notch filter [NF] based PLL [15] - [17] , delayed signal cancellation (DSC) based PLL [18] - [21] and double second-order generalized integrator (DSOGI) based PLL [22] , [23] are presented which can detect the phase of the grid accurately under unbalanced and harmonics conditions. Almost all these PLLs can be understood as a conventional SRF-PLL with additions filters which can be included inside the SRF-PLL control loop or before it is input. These methods do improve the the accuracy of the phase angle under unbalanced and harmonic conditions, but complexity of the system and the code execution time are increased and the dynamic response speed is reduced. The Multiple complex-coefficient filter (MCCF) is proposed in [24] and it is unique feature lies in the accurate and rapid extraction of the positive and negative sequence components from the polluted grid and the harmonic components can also be estimated precisely. The complex-coefficient filter (CCF) is characterized by the asymmetrical frequency response around zero frequency, which implies that it can make a distinction between the positive and negative sequences of the same frequency [25] . In CCF and MCCF method, the tustin transformation is no longer appropriate and a special kind of discretization which has the higher order is implemented [26] .
The above-mentioned methods mainly aim at the extraction of synchronous signals in unbalanced grid voltage containing harmonics. Nevertheless, in the actual grid, the transient of the grid fault or the voltage sampling process may also have DC offset components. In order to solve this problem, some methods for separating the DC offset components were investigated in [27] - [30] . Reference [28] proposed an improved two-phase stationary frame enhanced PLL consisting of two dc integrators and a moving average filter (MAF) to eliminate the DC offset. However, the MAF will increase the transient response time because the harmonic elimination depends on the window length of MAF. In [29] , [30] , a CDSC block is introduced in PLL to eliminate the harmonics and DC offset, considering the frequency changes, an axis drift control (ADC) is proposed in [29] to achieve frequency adaptive. However, these methods require a complex parametric design process. The detailed analysis of five techniques for rejecting the DC offset in PLL algorithms is presented in [30] . However, most of these aforementioned PLLs are continuous-domain solutions in nature. For implementation in a digital signal processor (DSP), they need to be modified with a certain discrete-domain form, which may reduce their accuracy. Therefore, the direct implementation with all-digital PLL is an attractive solution and needs further investigation.
The objective of this paper is to present a new phase-locked loop for grid synchronization under the distorted conditions and a new method which adjusts the parameter m dynamically to overcome the tradeoff between the accuracy and dynamic response. The proposed method can be directly implemented in the z domain. Compared with the existing methods, it is simple to implement and able to quickly and accurately extract the positive and negative sequence components under grid faults conditions, respectively. Moreover, the proposed structure does not require complicated computational process.
The rest paper is organized as follows. Section II presents the theoretical analysis and parameter design. Section III provides simulation results. Section IV demonstrates the experimental results. Section V presents the comparative simulations. The conclusion is provided in Section VI.
II. PROPOSED SOLUTION
For a three-phase grid-connected system, it is necessary to achieve the fast and accurate grid synchronization in case of unbalanced and distorted grid voltages. In general, the three-phase grid voltage consists of the positive and negative sequence components, which can be expressed as
where
and h represent the phase angle and the voltage amplitude of the fundamental positive and negative sequence components and the order of harmonics, respectively.
A. VOLTAGE UNBALANCED CONDITIONS
The conversion matrix of the three-phase grid voltage into the two-phase stationary αβ frame is
The grid voltage in the αβ frame can be expressed as follows.
The transfer function of digital filter used for the positive sequence component extraction is
where, m is an adjustment parameter, 0 < m < 1, θ is equal to ωT s , ω is the angular frequency of the grid voltage, T s is the system sampling period. By using the Euler formula e jθ = cosθ + jsinθ, (4) can be rewritten as follows.
where y 1 (z) and x 1 (z) are the output and input of the filter, respectively. The mapping relation between discrete domain z and time domain s is z = e sT s = e jω 0 T s , where ω 0 is the angular frequency of fundamental. Therefore, the amplitude-frequency characteristics and phase-frequency characteristics of (5) is
From (6) and (7), when the angular frequency of the grid voltage is equal to the fundamental positive sequence component angular frequency ω 0 , the amplitude-frequency characteristics is 1, and the phase-frequency characteristic is approximately 0 under the larger sampling frequency. Therefore, it can accurately extract the positive sequence voltage component. However, for the negative sequence component angular frequency −ω 0 , the amplitude-frequency characteristic is not 1, and the phase frequency-characteristic is not 0, so the output of the filter will contain negative sequence component. Therefore, the transfer function of digital filter for the negative sequence component is expressed as follows.
Simplifying (8) obtains (9).
Given that a decoupling structure shown in Fig.1 is used to decouple the positive component and negative sequence components, and the decoupling principle will be discussed as follows. 
Equations (10) and (11) can further be expressed as,
Thus, the positive and negative sequence components can be separated by using (12) and (13) . Moreover, m may affect the system steady state and dynamic performance so that how to select m will be discussed accordingly.
In order to ensure system stability, firstly, the characteristic equation can be obtained from (12) and (13).
The Routh stability criterion can not be directly applied to a discrete system; therefore, a transformation method must be adopted to make the unit circle on the z plane be mapped to the imaginary axis of the new coordinate system, which is written as
Substituting (15) into (14) obtains
From (16), Routh table can be obtained as shown in Tab.1. According to the Routh criterion, the necessary and sufficient conditions for system stability is that all the numbers in the first column of the Routh table are greater than zero. Therefore, the system is stable, if 0 < m < 1. After the system stability is determined, the transient performance of the system is analysed and the parameter design is carried out. In order to ensure that the system transient response time and overshoot are small, the closed-loop poles should be distributed within the unit circle on z plane and near the positive real axis origin. The closer the distance from the origin, the faster the decay rate is.
The root locus of the characteristic equation, that is, the poles of the closed-loop transfer function, is shown in Fig. 2 . The characteristic values of the characteristic equation are all distributed in the unit circle of z plane. It matches the theoretical analysis of (16) i.e. when 0 < m < 1, the system is stable. Fig. 2 (b) for the partial enlargement, the direction of the arrow refers to the direction that m gradually increases corresponding eigenvalue. In order to get a good performance, the m is selected to be 0.965 when the corresponding eigenvalues will leave the real axis and are far from the origin. 
B. VOLTAGE UNBALANCED AND DC OFFSET CONDITIONS
On the other hand, in order to eliminate the influence of the DC offset on the grid synchronization, an improved structure based on Fig.1 is illustrated in Fig.4 . Considering DC offsets, the grid voltage can be expressed as,
From (2), (17) can be rewritten as,
The positive sequence component, negative sequence component and DC offset can be separated by the cross decoupling filter in Fig. 4 . For the extraction of DC offset, the transfer function is defined as (19) , where y 0 (z) and x 0 (z) are the output and input of the filter in (19) .
In the estimation of the positive and negative sequence components of U α and U β , due to the phase of U β ahead of U α by π/2, accordingly jy β = y α or jy α =-y β . In the digital system, in order to facilitate the implementation of software, the inverse transformation of z of (5), (9) and (19) is required to be written as the following form of difference equation.
where k is the number of sampling points.
With (20)- (22), we have
With the Z transform, it can be obtained as
Equation (24) can be further simplified as
Adopting Z inverse transform obtains
Equation (26) can be rewritten as
Then, the steady-state solution of (27) can be solved,
To simplify the calculation, the matrix G and matrix H can be further processed, U αβ = U α + jU β , hence,
Therefore, the expression of the positive, negative sequence and DC offset which are separated by the proposed structure is 
For the DC offset suppression structure, it is necessary to choose m to ensure that the system has both good steady-state and dynamic performance. The root locus of (29) is shown in Fig. 5 . When the m is very small, its eigenvalue is outside the unit circle, which indicates that the system is unstable. Fig. 5 (b) shows the partial enlargement, the direction of the arrow refers to the direction that m gradually increases corresponding eigenvalue. It can be observed that, when m increases, the dominated eigenvalues are close to the origin, to reach the turning point and then gradually away from the origin. It shows that there is an optimal value of m. At this point, the corresponding m is 0.99. 
C. VOLTAGE UNBALANCED AND SERIOUS HARMONIC CONDITIONS
In the actual grid there may be harmonic. It can also be seen from the Fig. 3 that influence of harmonic can be suppressed, when the parameter m is increased. However, the dynamic response speed of the system will decrease when the parameter m is far away from 0.965 according to Fig. 2 . In order VOLUME 7, 2019 FIGURE 6. Error of fundamental component.
FIGURE 7.
Negative sequence and harmonic suppression structure. to overcome the tradeoff between the accuracy and dynamic response, this paper proposes two new methods which can detect the phase angle accurately under unbalanced and harmonics conditions.
1) SOLUTION ONE
From abovementioned, only one parameter m needs to be tuned. So a method to overcome the tradeoff between the accuracy and dynamic response is provided as follows which adjusts the parameters dynamically. First, the α-axis component and the β-axis component of the grid voltage are passed through a bandpass filter (BPF) to obtain the fundamental component of the grid voltage. Second, error of the α-axis and the β-axis fundamental component can be obtained by subtracting the estimate of the fundamental positive sequence component and the fundamental negative sequence component. Third, the error of fundamental component which is shown in Fig. 6 can be obtained by error of the α-axis fundamental component plus error of the β-axis fundamental component. Finally, if the error of fundamental component is greater than 0.05 p.u., the parameter m can be set to 0.965 for fast response speed. Instead, the parameter m can be set to 0.999 to achieve high steady-state accuracy. Then, the proposed method will have both fast response speed and high steady state accuracy by adjusting the parameter m dynamically.
2) SOLUTION TWO
In order to eliminate the influence of the harmonic component on the grid synchronization, another improved structure based on Fig.1 is shown in Fig.7 which can extract each fundamental components and harmonic components respectively. It is worth noting that other digital filter such as 11 th digital filter 13 th digital filter and DC digital filter should be added in Fig. 7 if there are 11 th harmonic, 13 th harmonic and DC components in the grid. Then the effect of harmonic component and DC component can also be eliminated. If the DC component is not considered, the parameter design is the same as the Fig. 1 . Instead, the parameter design is the same as the Fig. 4 . 
III. SIMULATION RESULTS
In order to verify the effectiveness of the proposed method, simulation is carried out based on Matlab/Simulink. The block diagram, structure and flowchart of the proposed FDPLL system to detect the magnitudes and the phase angles of the fundamental positive sequence component and fundamental negative sequence component is shown in Fig. 8, and Fig. 9 , respectively. After the the proposed digital filter U αβ , the ''clean'' signalÛ αβ is obtained. Then the following simple algebraic operations are applied to obtain the correct magnitude and phase angle:
The Fig. 10 is tested in voltage unbalanced condition based on the structure in Fig 1. The Fig. 11 is tested in voltage unbalanced, DC offset and frequency variation conditions based on the structure in Fig 4. The Fig. 12 is tested in voltage unbalanced and light harmonic conditions based on the structure in Fig 1 where the parameter m is adjusted  dynamically. The Fig. 13 is tested in voltage unbalanced, FIGURE 14 . Photograph of experimental prototype. serious harmonics and frequency variation conditions based on the structure in Fig 7. For the frequency variation of grid voltage, it is required to detect the change of voltage frequency quickly. In this paper, the zero crossing frequency (ZCD) is adopted. It is worth noting that the ZCD should be placed after filtering instead of directly connected to the grid. Then the false detections and discontinuities on the angle measurement can be avoided.
A. VOLTAGE UNBALANCED CONDITIONS
The test conditions of Fig. 10 are as follows: the parameter m is set to 0.965 and the sampling frequency is 10 kHz, the fundamental frequency is 50 Hz and the positive sequence component amplitude is set to 1 p.u. in the ideal grid voltage. When the grid fault occurs at 0.2 s, the grid voltage is polluted by fundamental negative sequence component which is listed in Tab 2. by fundamental negative sequence component and DC offset component which are listed in Tab 3.
C. UNBALANCED AND HARMONIC CONDITIONS
In order to verify the effectiveness of the proposed solution which have both fast response speed and high steady state accuracy by adjusting the parameter m dynamically. It can be seen from Fig. 10 to Fig. 13 that the fundamental positive sequence component and fundamental negative sequence component all can be extracted in 20 ms and the accuracy can be kept within 2 %. Therefore, the validity and feasibility of the method are verified. From the aforementioned analysis and results, it can be seen that the proposed method is simple and very promising in the grid-connected converter applications under unbalanced, DC offset and distorted conditions.
IV. EXPERIMENTAL VERIFICATION
In order to verify the effectiveness of the proposed method, the experimental tests are carried out on a 32-bit floatingpoint TMS320F28335 DSP with a sample rate of 10 kHz. A 12-b D/A converter is used to display the internal variables on the digital oscilloscope. The internal math functions are used to emulate the grid voltage and the experimental parameters agree with the simulation parameters. The photograph of experimental prototype is given in Fig. 14 . The flowchart of the Fig. 1 is given in Fig. 15 . The test conditions of Fig. 16 , Fig 17 Fig 18 and Fig. 19 are consistent with Fig. 10, Fig 11,  Fig 12 and Fig. 13 , respectively.
V. COMPARATIVE SIMULATIONS
In order to evaluate the FDPLL performance, the proposed method was compared in the presence of grid disturbances to SRF-PLL, as well as to some of the most common three phase PLLs described in the literature: MAF-based PLL [12] - [14] , NF-based PLL [15] - [17] , DSCbased PLL [18] - [21] , DSOGI-based PLL [22] , [23] . The parameter kp of SRF is set to 83.33 and the parameter ki is set to 2893.5 according to [31] . The filter window length of MAF is set to 0.01 s to filter out all the even harmonics. The center frequency of notch filter is set to 100 Hz and 300 Hz in cascaded and the damping ratio is set to 0.707. The delay factor of DSC is set to 2. The gain of SOGI is set to 1. The simulation was realized in MATLAB/Simulink. The simulation starts with 1 p.u. at 50 Hz with all the methods synchronized to the utility grid. At t = 200 ms, a negative sequence is included with an amplitude of 0.3 p.u., a fifth harmonics negative sequence is included with an amplitude of 0.08 p.u. and a seventh harmonics positive sequence is included with an amplitude of 0.06 p.u.. As depicted in Fig. 18 , SRF PLL can not detect the correct grid phase under unbalanced and harmonic conditions. Compared to conventional SRF-PLL, the MAF-based PLL, NF-based PLL and DSC-based PLL track the phase with zero-steady state error. The response time of MAF-based PLL, NF-based PLL, DSC-based PLL and the DSOGI-based PLL is more than 50 ms. Among these methods, the FDPLL exhibits the best dynamic response with the least setting time.
VI. CONCLUSION
This paper has presented the theoretical analysis and experimental verification of FDPLL for grid synchronization. Firstly, the proposed method can be directly implemented in the z domain. Therefore, the error of discretization process can be avoided. Secondly, the proposed method has the dc component suppression capability compared with the commonly used grid connected synchronization method such as MAF-based PLL [12] - [14] , NF-based PLL [15] - [17] , DSC-based PLL [18] - [21] and DSOGI-based PLL [22] , [23] . Thirdly, the dynamic response of the proposed method is nearly 20 ms. However, The response time of MAF-based PLL, NF-based PLL, DSC-based PLL and the DSOGI-based PLL which are the most common three phase PLLs described in the literature is more than 50 ms. Besides, only one parameter m needs to be tuned, and it is simple and easy to implement. Futhermore, the fundamental negative sequence component and each harmonic component can also be extracted by the proposed method. Therefore, it is attractive for grid synchronization applications. Table 6 summarize the performance of all the methods in the presence of the analyzed grid disturbance. It is worth noting that the main contribution of this paper is presenting a fully digital phase-locked loop and the comparison of Table 6 is rough. The dynamic response speed of PLL is related to the bandwidth. The detailed comparison will be done in the follow-up work.
